

AMENDMENTS TO THE CLAIMS

The following listing of claims will replace all prior versions, and listings, of claims in this application.

1. (Currently Amended) A semiconductor device comprising:
 - a memory cell array connected to one of a plurality of wordlines and a plurality of bitline pairs;
 - a sense amplifier amplifying data read from the memory cell array;
 - a control circuit controlling writing/reading of data to/from the memory cell array;
 - a row decoder decoding an address signal and outputting a decoded signal to select one of the plurality of wordlines;
 - a bitline-pair voltage setting circuit setting a voltage of at least one of the plurality of bitline pairs to a bitline test voltage in a test mode; and
 - a wordline driver setting the low-level voltages of the plurality of wordlines to a wordline test voltage in the test mode,wherein the wordline test voltage can be set to be different from the low-level voltages of the plurality of wordlines in a normal operation mode,
 - wherein the wordline driver comprises: an odd wordline driver connected to an odd wordline; and an even wordline driver connected to an even wordline,
 - wherein the odd wordline driver and the even wordline driver can independently set the low-level voltages of the odd wordline and the even wordline, respectively, in the test mode.

2. (Original) The semiconductor device of claim 1, wherein the low-level voltage of the wordlines in the normal operation mode is a ground voltage.

3. (Original) The semiconductor device of claim 2, further comprising a wordline test voltage terminal receiving the wordline test voltage, wherein the wordline test voltage terminal is separate from a ground voltage terminal, which receives the ground voltage.

4. (Original) The semiconductor device of claim 3, further comprising: a ground voltage connection unit connected to the ground voltage terminal; and a wordline test voltage connection unit connected to the wordline test voltage terminal.

5. (Original) The semiconductor device of claim 3, further comprising a ground voltage connection unit connected to the ground voltage terminal and the wordline test voltage terminal upon packaging of the semiconductor device.

6. (Canceled)

7. (Currently Amended) The semiconductor device of claim ~~6~~ 1, wherein the odd wordline alternates with the even wordline.

8. (Original) The semiconductor device of claim 1, wherein the memory cell array comprises:

a plurality of memory cells, wherein each memory cell is connected to one of the plurality of wordlines and the plurality of bitline pairs.

9. (Currently Amended) A semiconductor device comprising:
a memory cell array including a plurality of memory cells, each memory cell connected to one of a plurality of wordlines and a plurality of bitline pairs;

a row decoder decoding an address signal and outputs a decoded signal to select one of the plurality of wordlines;

an odd wordline driver setting low-level voltages of ~~an~~ odd wordlines to an odd low-level voltage in a test mode; ~~and~~

an even wordline driver setting ~~the~~ low-level voltages of even wordlines to an even low-level voltage in the test mode,

wherein both the odd low-level voltage and the even low-level voltage can be set to be different from ~~the~~ low-level voltages of the plurality of wordlines set in a normal operation mode,

an odd low-level voltage terminal receiving the odd low-level voltage; and
an even low-level voltage terminal receiving the even low-level voltage, wherein
the odd low-level voltage terminal and the even low-level voltage terminal are separate
from a ground voltage terminal, which receives the ground voltage.

10. (Original) The semiconductor device of claim 9, further comprising a bitline pair voltage setting circuit, which sets the voltage of at least one of the plurality of bitline pairs to a bitline test voltage level.

11. (Original) The semiconductor device of claim 9, wherein the odd wordlines alternate with the even wordlines.

12. (Canceled)

13. (Currently Amended) The semiconductor device of claim ~~12~~ 9, further comprising:

a ground voltage connection unit connected to the ground voltage terminal;

an odd low-level voltage connection unit connected to the odd low-level voltage terminal; and

an even low-level voltage connection unit connected to the even low-level voltage terminal.

14. (Currently Amended) The semiconductor device of claim ~~12~~ 9, further comprising a ground voltage connection unit connected to the ground voltage terminal, the odd low-level voltage terminal, and the even low-level voltage terminal upon packaging of the semiconductor device.

15. (Original) The semiconductor device of claim 9, wherein the semiconductor device is a static random access memory (SRAM).

16-26. (Canceled)